In Fall, 1992, over 600 TEK-2 amplifier/comparator chips were received from Tektronix for use in the ZEUS LPS system [1,2]. The yield was tested by looking for different failure modes, including excessive current draw, dead channels, and poor gain. A probe card connected 32 of the 64 outputs, plus power supplies and four calibration inputs. 484 chips had no flaws, while 184 were found to have at least one dead channel, short circuited power supplies, or low gain (72% yield). Average gain among functional chips was 167 Ifr 7 mV/fC, and average noise was 660 k 80 electrons. This note discusses the test method, failure modes encountered, and overall yield.
I. TESTSETUP Figure 1 shows the test electronics. The primary test for the TEK-Z chip was made using the 4 built-in calibration lincs, each of which is attached to the input line of I6 amplificrs through a capacitor of approximately 14 E. Thc calibration pulses are generated by a custom pulse shaper/multiplexer unit which can select any one of the four calibration lines and select between a 70 mV and 140 mV test signal. A CAMAC output register allowed the Macintosh software to select calibration line and signal size.
A start command to the gate generator produces the calibration signal. This signal is shaped into a 70 or 140 mV high, 2 ns rise step function, and sent to one of the four TEK-Z calibration lines.
The digital TEK-Z outputs are designed to drive a highimpedance CMOS chip using short bond wires. We did not havc space on the probe card for amplifiers, so we simply placed series resistors on the outputs (120 ohms) and capacitively coupled into a 50-ohm ADC input. A Transiac multimeter module ("SAM") was used to measure the DC offsct of each channel (before the capacitor). With the 120 ohm resistors, the signal at the ADC was typically 50 m V high and 40 ns wide, and the output impedance seen by the TEK-Z was large enough to prevent damage.
An HP 6624A power supply was used to provide threc voltage supplies (5, 3.2, and 2.2 volts) and the threshold voluage, with a resolution of about 6 mV. The standard test procedure was as follows. We select 25 chips from one wafer and place them on a aluminum wafflc, which has 25 indentations milled in its surface for the dice and vacuum to hold the chips in place. The waffle is placed on the chuck of an automatic probe station, which is connected via 0-7803-1487-5/94$04.0001994IEEE GPIB to the Macintosh. The software on the Mac controlled automatic probe station movement, providing a more efficient method of placing the probe card on the chip.
Aligning the probe on the pads is a demanding task since there are four degrees of freedom: two horizontal translations, the angle between probe card and chip, and the vertical distance between probe card and the chip. The waffle was used because the chips had been diced by the manufacturer. Once diced, the chips are considerably more difficult to probe using automatic methods. Die placement cannot be ensured to better than 100 pm even when carefully placed in the waffle, so final probe alignment must be done manually using the microscope for each die. The advantage of the automatic probe station, therefore, was to simplify bookkeeping, and to reduce the time required to manually align the probe on the die. Once the probe card is lowered onto the chip, a Macintosh program does the following:
Checks and records current and voltage for all power supplics Checks and records offsct voltages for all output channels Measures occupancy for each channel using 70 mV input pulse (i.e., about 1 fC), as a function of threshold voltage. Occupancy is the number of positive responses divided by the number of gates, where a gate is sensitive to at most one response. Gates are 300 ns wide and each COmesPnds to one are used to determine one value of occupancy. Occupancy for each channel using 140 mV input pulse (i.e., about 2 fC), as a function of threshold voltage.
minute to load and unload the die from the waffle pack, 1 minute to align the pads to the probe card, and 2 minutes for the test program to run.
In general, a plot of occupancy vs. threshold voltage closely approximates an error function, as shown in figure 2. Each set of these data was fit using a least-squares algorithm to an error function, defined by different calibration pulses, one at 70 mV and one at 140 mV. The curve fit is an error function. For this particular channel, the curve fits determined the 50% points to be at 316.6 and and 16.5 mV, indicating that the gain is 167.5 and the noise is 616 e-. This analysis was repeated for each of the (-105) channels tested. Differences due to binomial statistics on the occupancy can be seen; this is the primary limitation on the precision with which noise can be measured* 
where 0 is a measure of the noise and voff is the comparator offset plus he charge injected.
also be approximated by subtracting the 88% occupancy point from the 12% occupancy point (to obtain the FWHM for the corresponding gaussian) and dividing by 2.1. 
The uncorrected gain, averaged over all of the chips tested, is compared to the measured calibration capacitances in fig. 3 .
Thc correlation is quite good, indicating that the calibration capacitance measurements shown above can bc trusted to about the 3% level. For example, figure 2 shows a typical TEK-Z response, in this case for the chip from wafer 13, row 6, column 10. In this diagram, the occupancy for channel 24 is plotted for two Measured Calibration Capacitance (fF) Fig. 3 . Calibration capacitors. We predict that another -8% of the chips which are presently listed as "perfect" would be found to have an additional channel dead if the other channels on these chips were tested, and perhaps 10 chips would have 2 dead channels. This assumes that the failure rate of .65%/channel holds for the other 32 channels.
IV. DATA
The following diagrams show the distributions of measured gain and noise for TEK-2 chips. These distributions indicate that a typical TEK-Z channel will have a gain of 167 f 7 mV/fC and a typical noise of 656 f 77 electrons. The variation in gain is mostly due to differences in TEK-Z gain and calibration capacitors, while the variation in noise is due to the testing method which has low precision for determining noise.
YIELD
One run produced 6 wafers of chips which were tested as described above. We were pleased to find that more than 70% tested without problems. The pie chart shown in figure 4 shows frcquency of various problems. Performance varied by wafer as well, as shown in figures 5 and 6. The worst two wafers, 9 and 10, had many chips with power supply failures near the edges.
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Wafer 13 Wafer 14 Fig. 5 . The yield varied considerably between different wafers. See fig. 4 for a description of the failure modes. fig. 3 . Power consumption was typically 121.5 mW and never exceeded 130 mW for the chip. We hoped that power consumption could be used to indicate the whether all channels were working on a chip, but unfortunately we did not observe a correlation between power consumption and number of working channels.
V. FURTHER TESTS
A probe card for testing the other 32 channels is available, but it is unlikely that all chips will be tested with it. Instead, about 50 will have becn tested, and no unexpected results were found. Two additional wafers of TEK-Z have arrived, with six more to arrive shortly; these will be tested in the near future. 
VI. REFERENCES
